Instruction set

Results: 2494



#Item
161Computing / Computer programming / Software engineering / Algorithm / Mathematical logic / Theoretical computer science / Computer / Input/output / Instruction set / Subroutine / Password / Algorithm characterizations

Year  1  New  Computing  Curriculum  Overview   Strand      

Add to Reading List

Source URL: swaygrantham.co.uk

Language: English - Date: 2014-07-02 18:20:09
162Computing / Computer architecture / Cryptography / Central processing unit / Parallel computing / Instruction set architectures / Scrypt / Salsa20 / SIMD / ARM architecture / X86 / SHA-2

yescrypt - a Password Hashing Competition submission Name of the submitted scheme: Name and email address of the submitter(s): Originally submitted on: This revision:

Add to Reading List

Source URL: password-hashing.net

Language: English - Date: 2015-10-25 04:56:20
163Cognition / Perception / Cognitive science / Advanced RISC Computing / MIPS instruction set / Motion perception / Neuroscience / Nervous system

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution and shar

Add to Reading List

Source URL: www.georgemather.com

Language: English - Date: 2013-05-14 10:27:56
164Central processing unit / Machine code / Software bugs / Return-oriented programming / Computer memory / Instruction set architectures / Buffer overflow protection / Self-modifying code / Subroutine / Stack / Return-to-libc attack / Instruction set

CFIMon: Detecting Violation of Control Flow Integrity using Performance Counters Yubin Xia† ‡, Yutao Liu† ‡, Haibo Chen†, Binyu Zang‡ †Institute of Parallel and Distributed Systems, Shanghai Jiao Tong Unive

Add to Reading List

Source URL: ipads.se.sjtu.edu.cn

Language: English - Date: 2012-08-23 22:16:01
165Computer architecture / Computing / Computer engineering / Central processing unit / Instruction set architectures / Processor register / Itanium / X86 / CPU cache / Optimizing compiler / 64-bit computing / Pointer

From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware Haibo Chen† , Xi Wu† , Liwei Yuan† , Binyu Zang† , Pen-chung Yew‡ , and Frederic T. Chong§ † ‡

Add to Reading List

Source URL: ipads.se.sjtu.edu.cn

Language: English - Date: 2012-01-05 23:25:08
166Power Architecture / Google / IBM / Nvidia / OpenPOWER Foundation / POWER8 / Instruction set architectures / IBM OpenPower / Tyan / Rackspace / Open Compute Project / Cloud computing

Summit Press During the second annual OpenPOWER Summit, held April 5-8 in San Jose, the OpenPOWER Foundation made a set of announcements and showcased more than 50 new member innovations that advance its commitment to o

Add to Reading List

Source URL: openpowerfoundation.org

Language: English - Date: 2016-04-25 15:50:27
167Computing / Computer architecture / Supercomputers / Concurrent computing / Distributed computing architecture / Parallel computing / Instruction set architectures / TOP500 / Silicon Graphics / ASCI Red / Cray / 64-bit computing

United States Market Trends as Revealed by the Top 500

Add to Reading List

Source URL: lsmarr.calit2.net

Language: English - Date: 2010-01-24 19:41:29
168Central processing unit / Relational database management systems / Instruction set architectures / Cross-platform software / MonetDB / Structured storage / Column-oriented DBMS / Pipeline / CPU cache / Optimizing compiler / Vector processor / Reduced instruction set computing

MonetDB/X100: Hyper-Pipelining Query Execution Peter Boncz, Marcin Zukowski, Niels Nes CWI Kruislaan 413 Amsterdam, The Netherlands {P.Boncz,M.Zukowski,N.Nes}@cwi.nl

Add to Reading List

Source URL: www-db.cs.wisc.edu

Language: English - Date: 2011-09-16 15:44:48
169

FAA Form, DIRECTORY - DISTRIBUTION CHANGE NOTICE PREPARATION INSTRUCTIONS 1. REMOVE this instruction sheet from the form set. Use the reverse side of it as your work or draft copy. 2. TYPE all requested data. 3. S

Add to Reading List

Source URL: www.faa.gov

Language: English - Date: 2009-06-18 09:26:08
    170Computer architecture / Computing / X86 instructions / Binary arithmetic / Computer engineering / Central processing unit / Computer arithmetic / Instruction set / Streaming SIMD Extensions / Bitwise operation / Bit manipulation / SSSE3

    Efficient Software Implementation of Binary Field Arithmetic Using Vector Instruction Sets Diego F. Aranha Department of Computer Science University of Bras´ılia Joint work with

    Add to Reading List

    Source URL: caramba.loria.fr

    Language: English
    UPDATE